Double gate structure is considered as the one of the most promising device to reach the end of the roadmap. Some works proposed threshold voltage model, but they often need numerical solver. The aim of this work is to provide a simple and analytical model for symmetrical double gate device, including quantum and short channel effects. 2D FlexPDE [1] numerical simulations and measurements are performed to validate our model. This model is implemented in MASTAR software, commonly used for the definition of the ITRS roadmap.
Introduction
Double gate structure is considered as the one of the most promising device to reach the end of the roadmap. Some works proposed threshold voltage model, but they often need numerical solver. The aim of this work is to provide a simple and analytical model for symmetrical double gate device, including quantum and short channel effects. 2D FlexPDE [1] numerical simulations and measurements are performed to validate our model. This model is implemented in MASTAR software, commonly used for the definition of the ITRS roadmap.
Threshold voltage definition
In bulk devices, threshold voltage is defined by gate voltage where the surface potential is equal to 2xφf with φf being the Fermi potential. At the contrary, in undoped channel, it has been shown that this definition is incorrect [1, 2] . In this work, we choose to define the threshold voltage by the inflection point on the Cgc(Vg) curves, such as:
In the undoped channel case, the depletion charge is negligible, so gate-to-channel capacitance is roughly equal to the derivative of the inversion charge (Qi) with respect to gate voltage. This threshold definition is equivalent to the maximum of transconductance criterion, in the undoped channel case:
After differentiating (1), it leads to an expression of inversion charge (Qith), which defines the turn-on condition as:
Numerical simulations are performed to validate our approach. Fig  2 shows that the threshold voltage extrapolated from inversion charge is indeed equal to gate voltage where dCgc/dVg is maximum. To model long channel threshold voltage in a double gate device (fig  1) , we write Gauss law in the half of the film:
Long channel threshold voltage model
With Es being the surface electric field, φs the surface potential, ni the intrinsic carrier concentration, Nch the channel doping and tsi the film thickness. Using (3), we obtain the expression of the surface electric field at threshold (εsiEs=Qith). Replacing in (4), we obtain the surface potential at threshold:
This leads to the following long channel threshold voltage equation: Quantum correction for thin devices model For ultra-thin double gate devices (tsi<5nm), quantum effects cannot be neglected. Indeed, carrier distribution near gate oxide has to be corrected. In introducing λ, the dark space quantum length, given by [3, 4], we can easily correct the classical carrier distribution for a double gate device, by using the following equation:
Here the first term represents classical carrier distribution and the last two terms quantum correction for respectively top and bottom gates. Integrating (6) and making the ratio between quantum and classical inversion charge, gives a correction factor CF(tsi). Considering a constant electrical field in the film and equal to 2.Qith/εsi at threshold (Fig 5) , an analytical expression of CF(tsi) can be obtained based on error function. This is roughly true for thin film, but not for larger one. 
Physically it means that the lateral drain-source field influence on the potential barrier height can be replaced by a reduction in doping concentration. Nch * expression is obtained by approximating the potential between source and drain by a parabola:
where φd is the built-in potential, VDS source-to-drain voltage and φ(x) the potential along virtual cathode. To avoid iterative calculation, it has been proposed to set φ(x) at a constant value [6], 2xφf in case of bulk devices, and to linearize the square root. In the case of double gate device, we choose to set φ(x)=φsth. 
where Css is the surface-state capacitance and φ=1.5xφsth to guarantee the weak inversion regime. Numerical simulations have been performed to validate Vt(L) for VDS=0.1V ( fig. 8,9 ), DIBL(L) ( fig.10,11 ) and SS(L) ( fig.13,14 ) models for tsi=5, 7, 10 nm and EOT=4, 10Ǻ. Moreover, DIBL model is validated by silicon measurement [10] (fig 11, 12) . Finally, we proposed in fig. 16 a projection of electrostatics performance for 22nm node typical double gate device.
Conclusion
We described a very simple and fully analytical threshold voltage model for undoped symmetrical double gate devices. The model takes into account quantum effects for ultra thin devices and short channel effects for ultra short devices. EOT, Tsi and L behavior has been validated by numerical simulation and measurements. 
Figure 4: Quantum correction factor expression before normalization. 
